



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Lesson Plan & Work-done Diary for AY: 2026-27, ODD Semester

Course with Code: Digital Design & Computer Organization - 1BCS303				Faculty:			Semester & Section: 3 rd C	
Class No.	Date Planned (DD/MM)	Topics to be covered	TLP Planned	Class No.	Date of Conduction (DD/MM)	Topics Covered	TLP Executed	Remarks if any deviation
1		Overview of syllabus, Course objectives, Outcomes and Evaluation method	Chalk & Talk	1				
2		Bridge Course	Chalk & Talk	2				
MODULE-1								
1		Boolean Algebra and Logic Gates: Basic Theorems and Properties of Boolean Algebra	Chalk & Talk, PPT	1				
2		Boolean Functions, Digital Logic Gates	Chalk & Talk	2				
3		Integrated Circuits	Chalk & Talk	3				
4		Gate-Level Minimization: Introduction	Chalk & Talk	4				
5		The Map Method	Chalk & Talk, PPT	5				
6		Two & Three variable K-map	Chalk & Talk, PPT	6				
7		Four-Variable K-Map	Chalk & Talk, PPT	7				
8		Product of sums simplification	Chalk & Talk	8				
9		Don't-Care Conditions	Chalk & Talk	9				
10		NAND and NOR Implementation	Chalk & Talk	10				
11		Revision and Quiz	PPT, SRS	11				



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Course with Code: Digital Design & Computer Organization - 1BCS303				Faculty:			Semester & Section: 3 rd C	
Class No.	Date Planned (DD/MM)	Topics to be covered	TLP Planned	Class No.	Date of Conduction (DD/MM)	Topics Covered	TLP Executed	Remarks if any deviation
MODULE-2								
1		Combinational Logic: Introduction, Combinational Circuits	Chalk & Talk	1				11/10-6th
2		Analysis of Combinational Circuits	PPT	2				
3		Design Procedure, Binary Adder	PPT	3				
4		Subtractor, Decoders	Chalk & Talk	4				
5		Encoders, Multiplexers	Chalk & Talk	5				
6		Synchronous Sequential Logic: Introduction	PPT	6				
7		Sequential Circuits	PPT	7				
8		Latches	Chalk & Talk	8				
9		Flip-Flops	Chalk & Talk	9				
10		Revision and Quiz	PPT, MS Forms	10				



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Course with Code: Digital Design & Computer Organization - 1BCS303				Faculty:			Semester & Section: 3 rd C	
Class No.	Date Planned (DD/MM)	Topics to be covered	TLP Planned	Class No.	Date of Conduction (DD/MM)	Topics Covered	TLP Executed	Remarks if any deviation
MODULE-3								
1		Basic Structure of Computers: Functional Units	Chalk & Talk, PPT	1				
2		Basic Operational Concepts	Chalk & Talk, PPT	2				
3		Bus structure, Performance – Processor Clock	Chalk & Talk, PPT	3				
4		Basic Performance Equation, Clock Rate	Chalk & Talk, PPT	4				
5		Instruction Set: CISC an RISC	Chalk & Talk, PPT	5				
6		Performance Measurement	Chalk & Talk, PPT	6				
7		Machine Instructions and Programs: Memory Location and Addresses	Chalk & Talk, PPT	7				
8		Memory Operations	Chalk & Talk, PPT	8				
9		Instruction and Instruction sequencing	Chalk & Talk, PPT	9				
10		Addressing Modes, Revision and Quiz	PPT, MS Forms	10				



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Course with Code: Digital Design & Computer Organization - 1BCS303				Faculty:			Semester & Section: 3 rd C	
Class No.	Date planned (DD/MM)	Topics to be covered	TLP Planned	Class No.	Date of Conduction (DD/MM)	Topics Covered	TLP Executed	Remarks if any deviation
MODULE-4								
1		Input/output Organization: Accessing I/O Devices	PPT	1				
2		Interrupts – Interrupt Hardware, IA Scheme and Solution	PPT	2				
3		Enabling and Disabling Interrupts	PPT	3				
4		Handling Multiple Devices	PPT	4				
5		Direct Memory Access	PPT	5				
6		Buses	PPT	6				
7		The Memory System: Some Basic Concepts	PPT	7				
8		Semiconductor RAM Memories	PPT	8				
9		Read Only Memory	PPT	9				
10		Speed, Size and Cost of memory systems.	PPT	10				
11		Cache Memories – Mapping Functions	Chalk & Talk, PPT	11				
12		Revision and Quiz	PPT, MS Forms	12				



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Course with Code: Digital Design & Computer Organization - 1BCS303				Faculty:			Semester & Section: 3 rd C	
Class No.	Date planned (DD/MM)	Topics to be covered	TLP Planned	Class No.	Date of Conduction (DD/MM)	Topics Covered	TLP Executed	Remarks if any deviation
MODULE-5								
1		Basic Processing Unit: Some Fundamental Concepts	PPT	1				
2		Performing ALU operations	PPT	2				
3		fetching a word from Memory, Storing a word in memory.	PPT	3				
4		Execution of a Complete Instruction.	PPT	4				
5		Multiple Bus Organization	PPT	5				
6		Hardwired Control	PPT	6				
7		Pipelining: Basic concepts	PPT	7				
8		Role of Cache memory	PPT	8				
9		Pipeline Performance	PPT	9				
10		Revision and Quiz	PPT, MS Form	10				





DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

	Activity	Planned	Actual	Remarks
1	Theory Classes			
2	Assignments/ Quizzes/ Self-study			
3	Tutorials/ Extra classes			
4	Internal Assessments			
5	ICT based Teaching (% of usage in Curriculum)			
Planning		Execution		
Faculty Signature:		Faculty Signature:		
HoD Signature:		HoD Signature:		